


defined for the flop

X Set up time & hold time depend on the physical characteristics of the transistors. - Slide 32

X This check has to be done for each & every flop in the ckt. (Timing Analysis) →
3 states → How many flops → 2 (1 flop can have 2)

01/01/2017



CLK - 1 ns


Delay in this combinational ckt (propagation delay) should be less than 1 ns.

X We first choose the ckt frequency & then select the component according to that.

X Transistor size → propagation delay (due to capacitance)

RTL Coding & Verification

Preview from Notesale.co.uk
Page 3 of 19



X Hard IP :- Everything is done. can copy & paste.

X Soft IP :- Only the code.




input CLK, RSTn
 input [3:0] D;
 reg

always @ (posedge clk or negedge rstn)

```

if (!RST)
  q <= 4'b0;
else
  q <= D;
  
```



Slide 33.

Initial block is not used in RTL. Only in verification.

```

repeat (5)
  x = x + 1;
  
```

⇒ "unlooped as this"

```


x = x + 1
x = x + 1
...
x = x + 1
  
```

5 times

Slide 34

* If else have a priority for if. If "else" is selected "else" part is neglected.

Case



display, monitor commands not belong to RTL. Those are for verification.

* Task → sequential cct. take many clock cycles

* Function → Combinational cct. Can have many combinational ccts inside a one function.

Timing Constant.


```

a <= #1 b;
  
```

{ a is assigned b after 1 time unit delay }

used in simulation to get correct results.





⇒ $out = \# 1 \ In ;$
 {out will change after 1' time delay when In change}




⇒ $OUT = IN ;$

This is ~~abstract~~ real implementation. But in real hardware there are some propagation delays. So this never happens.

When ~~in~~ In the real implementation there may be delays due to propagation. So to represent those we use $\# u$ time delays.

Delay Specification



more disturbance to current carrying electrons
 X ↑ Temp ⇒ Delay ↑ t_p
 X ↑ Voltage ⇒ Delay ↓ t_p
 X boundary process ⇒ Delay

Preview from Notesale.co.uk
 Page 11 of 19


x When powering up we reset the flipflops. (To control internal inputs)

eg:- Time scale = $10 \text{ ns} / 1 \text{ ns}$ precision.

clock → 1 MHz → 1 μs

$a \ll \# 1 \ll b ;$ (after 10 nano seconds, $a \ll b$).

In every nano second we calculate values.



← can't detect the accurate value change position due to low precision